Abstract: The influence of timing jitter on quadrature charge sampling for a direct conversion receiver has been evaluated. In contrast to voltage sampling, the charge sampling mixer integrates the signal current instead of tracking the signal voltage. The charge sampling mixer has been applied to RF direct sampling in wireless receivers. The influence of timing jitter on charge sampling has been analysed in some literatures. However, in wireless receivers, quadrature sampling is required in order to demodulate I-phase and Q-phase signals. Different from charge sampling, timing jitter causes crosstalk between these signals. The influence of timing jitter on quadrature sampling is investigated.
Intoduction
Recently, software defined radio (SDR), which enables one receiver to be used for various wireless systems, has been actively investigated. RF front-end and analog-to-digital converters (ADCs) are the key components of SDR systems. However, as there is no ADC that can be operated at RF, existing receivers cannot convert the received signal from the analog domain to the digital domain directly [1] . Lately, new receiver architectures have been proposed for possible application to SDR [2 -6] . These receivers sample the received signal in RF. In these architectures, charge sampling mixers are used, and sampling and downconversion are carried out simultaneously. The baseband signal is then extracted through the discrete time analog filters.
The effect of timing jitter on charge sampling has been analysed, for example, in [7, 8] . It has been shown that the effect of timing signal to noise ratio (SNR) performance of charge sampling is difference from that of voltage sampling. If the sampling jitter is small, the SNR of charge sampling is worse than that of voltage sampling. However, none of these literatures have assumed the application of the charge sampling mixer to wireless receivers. In the wireless receiver, the received signal consists of the I-phase and Q-phase components. which are sampled by quadrature sampling [4, 9] . The receiver may lose the orthogonality between the I-phase and Q-phase components because of timing jitter and suffer from crosstalk between them.
The influence of timing jitter on quadrature charge sampling for a direct conversion receiver is investigated. The signal to interference and noise ratio (SINR) of the downconverted signal is evaluated with different data rates and modulation schemes. In addition, the distributions of timing jitter based on the structure of the PLL have been modelled. In the literature, such as in [7, 8, 10] , it is assumed that timing jitter can be modelled with a Gaussian distribution. However, with a finite number of samples, the distribution of timing jitter has not only a white noise component, but also a doubly integrated white noise component (1/f 2 ) [11, 12] . It is also shown that the SINRs of charge sampling and voltage sampling are almost equivalent when the jitter is sufficiently small.
2
System model
Receiver architecture
The receiver architecture assumed is shown in Fig. 1 . In this architecture, the received signal is sampled with the quadrature charge sampler. The quadrature charge sampler samples the received signal at RF. The sampled are then input into the finite impulse response (FIR) filters. Here, it is assumed that all the coefficients of the FIR filters are set to 1 they work as a low-pass filter (LPF). The LPF extracts the baseband aliasing component of the sampled signal. Thus, with the charge sampler and the FIR filters, downconversion of the RF signal can be achieved.
Charge sampling circuit
The simple circuit of the charge sampler is shown in Fig. 2 [7] . The input voltage is first transformed into a corresponding current with a transconductance element. For simplicity, it is assumed that this element performs ideal V-to-I conversion. The output current of the transconductor is integrated into the sampling capacitor during a predetermined period with the sampling switch P int . After the integration period, the output is sampled with the switch P out , and the sampling capacitor is discharged with the switch P res before a new sample is taken.
PLL model
The model of the phase locked loop (PLL) system is shown in Fig. 3 . It is assumed that the output signal is synchronised with that of the carrier signal for simplicity. This assumption holds for a direct conversion receiver because the amount of phase rotation of the demodulated signal can be detected in the digital domain, and phase synchronisation may be achieved ideally with a digitally controlled oscillator [6] .
The output from the PLL contains the phase noise whose spectrum has the typical shape shown in Fig. 4 . There are two major noise sources [11] . One is the voltage-controlled oscillator (VCO) and the other one is the temperaturecompensated crystal oscillator (TCXO) [12] . The phase noise caused by the TCXO is low-pass-filtered by the transfer function of the PLL, and its power spectrum is concentrated at around the carrier frequency. On the other hand, the PSD of the phase noise caused by the VCO is much lower than that of the noise caused by the TCXO at around the output frequency of the PLL. It can be seen from Fig. 4 that the PSD value increases with frequency until it reaches a peak and then decreases in proportion to the logarithm of frequency. It is the dominant source of the phase noise if the frequency is far away from the output frequency.
For simplicity, it is assumed here that the PSD of the phase noise consists of two components as shown in Fig. 5 [11] . One has a white spectrum shape with a density of N g . This component is dominant at frequency regions lower and higher than the output frequency. The other one has a nonwhite spectrum shape with a density of N n at the output frequency. This PSD can be modelled by a single-pole low-pass filter with a cutoff frequency of f B [12] . This component is dominant at around the output frequency.
Influence of timing jitter
The influence of the phase noise of the PLL on the clock signal is described here. The output signal from the PLL is given as
where n p (t) is the PLL noise and v c the angular frequency of the of the RF signal. This signal is input into the comparator, and the clock signal as shown in Fig. 6 . Thus, the phase noise causes the clock jitter.
Assuming that v c t ¼2kp (where k is an integer)
The clock jitter is then calculated as
The clock jitter directly causes the sampling jitter.
Numerical analysis
Here the influence of the phase noise modelled in Section 2 on signal constellation with single-carrier quadrature phase shift keying (QAM) and orthogonal frequency division multiplexing (OFDM) modulation is analysed. The SNR and SINR are then derived.
Single-carrier QAM
The transmitted signal is modulated with single-carrier QAM and transmitted over the additive white Gaussian noise (AWGN) channel. The received signal is given as
where A I and A Q are the amplitudes and m I and m Q are the information signals of the I-phase and Q-phase components, respectively. The received RF signal is sampled as shown in Fig. 7 . Here, the sampling process is modelled by the multiplication of the received signal with the rectangular signal and integration. It is also assumed that the phase of the rectangular signal is synchronised with the received carrier signal. Each sampled signal of the I-phase or Q-phase components is an integrated half-cycle of the carrier signal as shown in Fig. 8 .
Here, the sampling jitter on the I-phase or Q-phase signals is represented as t(k). The narrow-band Gaussian noise n(t) is given by
When the symbol rate is f s , one symbol is transmitted from 21/4f c to [
The kth sampled signal of the I-phase component r I (k) is then given by
where D is the integration period, and A I (k), A Q (k), n I (k) and n Q (k) are given as
where v c t(k) is much less than the cycle of the carrier signal. The following approximation can then be applied.
From (11) and (12), by setting D ¼ 1/2f c , (6) is approximated as
The k-th sampled signal of the Q-phase component is also given as
These sampled signals of the I-phase and Q-phase components are input into the LPFs, respectively, the outputs of which are given by
wheret 
Suppose that
then (15) and (16) become
where n I and n Q are the white Gaussian noise with zero mean and a variance of N 0 , respectively. From (3), t is given as
Thus, (23) and (24) can be rewritten as
From d I and d Q , the QAM symbol is demodulated.
OFDM modulation
For the case of OFDM modulation, from (26) and (27), the ith sampled signal of the I-phase or Q-phase component is rewritten as
Therefore the demodulated signal on the l-th subcarrier can be written as
SNR and SINR
As shown in (6) and (12), timing jitter reduces the received signal amplitude from (17) and (18), the amplitude of the received I-phase signal is given as Ā I (k)(1 2 v 2 c t 2 /2). Therefore the SNR of the sampled I-phase component is calculated as [7, 8] SNR ¼ (
However, as shown in (6), for the case of quadrature sampling, there is a crosstalk component from the Q-phase signal. Therefore, the SINR of the received signal is calculated as
Comparison of charge sampling and voltage sampling
From Fig. 8 and (6), the charge sampling of the I-phase component of the carrier signal with the integration period of D and the timing jitter of t(k) is expressed as
where rect(at) is the rectangular pulse shape with a width of a. For charge sampling with the integration period of D, (34) is rewritten as
The charge sampling of the Q-phase component is described as
Then the SINR is given as in (33) with the condition of
On the other hand, as D approaches 0, the rectangular pulse turns into Dirac's delta function. Voltage sampling is then expressed as
The SINR of the voltage sampling is then given as [8] E[r 2 (k=f c )]
Comparing (33) and (38), depending on the phase of the carrier signal, it is clear that the SNR of voltage sampling can be much better than that of charge sampling with small timing jitter. However, in terms of the SINR, there is no significant difference between charge sampling and voltage sampling.
4
Numerical results
Simulation conditions
The influence of the modelled sampling jitter on the received signal is evaluated by computer simulation. The simulation conditions are shown in Table 1 . White noise components of the phase noise are assumed to have PSDs ranging from 2150 to 2100 dBc/Hz. For example, the noise of the PLL proposed in [13] shows a PSD of 2110 dBc/Hz. The non-white noise component is modelled by the single-pole low-pass filter with a cutoff frequency of 10 kHz. The PSD of this component, N n , is simulated with 280 dBc/Hz [13] . The simulation is conducted with the symbol rates ranging from 0.1 to 100 Msymbol/s. The influences of the sampling jitter on the SINR and BER performances are evaluated with single-carrier QAM and OFDM modulation. Figs. 9 and 10 show the SNR and SINR of the I-phase component defined in (32) and (33) as functions of the symbol rate. E b /N 0 is set to 14 dB. The SNR and SINR show the same performance curves for both modulation schemes. As the symbol rate decreases, both the SNR and SINR improve because of the noise reduction capability of the FIR filter. The SNR remains unchanged among three different modulation schemes, whereas the SINR largely depends on them. This is because of the fact that the SINR is defined by the crosstalk term between the I-phase and Q-phase components. With the same E b /N 0 , the crosstalk term becomes larger as the modulation index increases. Also, the SINR is significantly lower than the SNR. Thus, instead of the SNR, the SINR should be calculated for quadrature charge sampling in wireless receivers.
Numerical results

SNR and SINR:
BER:
The BER performance against E b /N 0 with single-carrier 64QAM is shown in Fig.11 . The symbol rate is 100 Msymbol/s. In this figure, when N g is more than 2110 dBc/Hz, the BER performance is worse than the theoretical performance. This is because of the crosstalk component caused by the timing jitter in the quadrature charge sampling mixers. This result can be confirmed with a simple approximation. Suppose that N g is2100 dBc/Hz and the symbol rate is 100 Msymbol/s. From (3), E[(v c t(k)) 2 ] ¼ 220 dB, and from (33), the SINR of the sampled signal is about 20 dB. When E b /N 0 ¼ 14 dB, that is, E s /N 0 ¼ 22 dB, the variance of the thermal noise is almost the same as that of the interference. Thus, the BER with the sampling jitter and E b / N 0 ¼ 14 dB should be the same as the theoretical performance with E b /N 0 ¼ 11 dB, which is the result obtained in Fig. 11 .
The BER performance against the symbol rate with single-carrier 64QAM is shown in Fig. 12 . E b /N 0 is set to 14 dB. As shown in this figure, as the symbol rate increases, the bit error rate (BER) increases. This is because the averaging effect of the FIR decreases as the bandwidth increases.
Conclusions
The influence of timing jitter on quadrature charge sampling has been derived and evaluated through computer simulation. Instead of the SNR, the SINR of the demodulated signal has been analyzed for wireless communication applications. It has been shown that timing jitter deteriorates the SINR of the demodulated signal because of the crosstalk between the I-phase and Q-phase components of the received signal. The BER performances with both singlecarrier QAM and OFDM modulation schemes have shown the error floor with higher data rates. Therefore in a wideband system, the timing jitter in quadrature charge sampling may limit the performance of the receiver. It has also been shown that the SINRs of charge sampling and voltage sampling are almost the same, whereas the SNR of voltage sampling is better than that of charge sampling. 
